Projects

Synapse32

A 32-bit 5-stage pipelined RISC-V CPU

verilog fpga vivado rtl design
github